
932S890C
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS
IDT
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS
6
932S890C
REV D 052011
SRC Frequency Selection Table
Line
SRC FS4
Byte 4,
bit 4
(Spread
Enable)
SRC FS3
Byte 4,
bit 3
(D WN/CTR
Spread)
SRC FS2
Byte 4,
bit2
SRC FS1
Byte 4,
bit1
SRC FS0
Byte 4,
bit0
SRC
(MH z)
Sprd
%
0
0
92.24
1
0
1
94.12
2
0
1
0
96.04
3
0
1
98.00
40
0
1
0
100.00
5
0
1
0
1
102.00
6
0
1
0
104.04
7
0
1
106.12
8
0
1
0
92.24
9
0
1
0
1
94.12
10
0
1
0
1
0
96.04
11
0
1
0
1
98.00
12
0
1
0
100.00
13
0
1
0
1
102.00
14
0
1
0
104.04
15
0
1
106.12
16
1
0
92.24
17
1
0
1
94.12
18
1
0
1
0
96.04
19
1
0
1
98.00
20
1
0
1
0
100.00
21
1
0
1
0
1
102.00
22
1
0
1
0
104.04
23
1
0
1
106.12
24
1
0
92.24
25
11
0
1
94.12
26
11
0
1
0
96.04
27
11
0
1
98.00
28
11
1
0
100.00
29
11
1
0
1
102.00
30
1
0
104.04
31
1
106.12
CENTER
SPREAD
'+/-0.25%
SS OFF
0%
SS OFF
0%
DOWN
SPREAD'-
0.5%